



1. Consider the FET amplifier shown below, for which $V_t = 2\text{ V}$, $k_n'(W/L) = 1\text{ mA/V}^2$, $V_{GS} = 4\text{ V}$, $V_{DD} = 10\text{ V}$, and $R_D = 3.6\text{ k}\Omega$. (17%)

- Find the dc quantities I_D and V_D .
- Calculate the value of g_m at the bias point.
- Calculate the value of the voltage gain.
- If the MOSFET has $\lambda = 0.01\text{V}^{-1}$, find r_o at the bias point and calculate the voltage gain.




2. A common-gate amplifier is specified to have $C_{gs} = 2\text{ pF}$, $C_{gd} = 0.1\text{ pF}$, $C_L = 2\text{ pF}$, $g_m = 5\text{ mA/V}$, $\chi = 0.2$, $R_S = 1\text{ k}\Omega$, and $R_L = 20\text{ k}\Omega$. Neglect the effects of r_o . (18%)

- Find the low-frequency gain v_o/v_{sig} .
- Find the frequencies of the poles f_{p1} and f_{p2} .
- Estimate the 3-dB frequency f_H .



3. The differential amplifier shown below is operated with $I = 100\text{ }\mu\text{A}$, with devices for which $V_A = 160\text{ V}$, and $\beta = 100$. (20%)


- Find the differential input resistance.
- Find the differential output resistance.
- Find the equivalent transconductance.
- Find the open-circuit voltage gain.
- What will the voltage gain be if the input resistance of the subsequent stage is $100\text{ k}\Omega$?



4. (6%)

- (a) Please define the electron mobility.
- (b) What is the difference between drift current and diffusion current?

5. Assume OP-AMP A in the circuit shown below is ideal. Find the transfer function V_o/V_i . (9%)




6. Consider the 6-bit charge-redistribution analog-to-digital converter with $V_{REF} = 6$ V. (10%)

- (a) What is the voltage increment appearing on the top plate when S_5 is switched?
- (b) What is the full-scale voltage of this converter?
- (c) If the analog input $V_A = 4.7$ V, which switches will be connected to V_{REF} at the end of conversion?

7. A two-stage CMOS OP-AMP shown below is found to have a slew rate of $80 \text{ V}/\mu\text{s}$ and a unity-gain bandwidth f_t of 50 MHz . (10%)

- (a) Estimate the value of the overdrive voltage at which the input-stage transistors are operating.
- (b) If the first-stage bias current $I = 120 \mu\text{A}$, what value of miller compensation capacitor C_c must be used?
- (c) For a process for which $\mu_p C_{ox} = 50 \mu\text{A}/\text{V}^2$, what W/L ratio applies for Q_1 and Q_2 ?



8. (10%)

- (a) Design and sketch the following Boolean function, using the CMOS logic gates.

$$Y = \overline{AB} + \overline{ACD}$$

- (b) According to your design in (a), determine when will the worst propagation delay happen?
- (c) Assume the channel length is $0.25 \mu\text{m}$, and W/L ratios of the basic CMOS inverters are 1.5 and 5, for NMOS and PMOS respectively. Design the transistor W/L ratios for your logic circuits in (a) to make your circuits have equal propagation delay to basic CMOS inverters.