

- In each of the following statements, determine whether the statement is True or False. Describe your reasons to support your choices.
 - Compared to MOS devices, bipolar devices have higher input impedance. (5%)
 - The dominant current in bipolar devices is drift current. (5%)
 - When the substrate reverse bias of an NMOS device is increased, the threshold voltage will decrease. (5%)

- Find the voltage gain of the differential amplifier circuit of Fig. P2 under the condition that $I_1 = 60\mu\text{A}$, $V_t = 1\text{V}$, $W_1 = W_2 = 3.5\mu\text{m}$, $L_1 = L_2 = 0.35\mu\text{m}$, $C_{ox}\mu_n = 150\mu\text{A/V}^2$, $C_{ox}\mu_p = 75\mu\text{A/V}^2$, $V_A(\text{Both NMOS and PMOS}) = 20\text{V}$. (10%)




Fig. P2

- Consider a feedback amplifier for which the open-loop transfer function $A(s)$ is given by

$$A(s) = \left(\frac{10}{1 + s/10^5} \right)^3$$

- Draw the Bode plot. (10%)
- Let the feedback factor β be a constant independent of frequency. Find the frequency ω_{180} at which the phase shift is 180° . (5%)
- Show that the feedback amplifier will be stable if the feedback factor is less than a critical value β_{cr} and find the value of β_{cr} . (10%)

4. Fig. P4 shows the circuit of a modified Wilson MOS Mirror. Assume that all transistors have the same transconductance (g_m).
- Use small-signal π -model to derive the output resistance (R_{OUT}). (5%)
 - Show the minimum output voltage level ($V_{O,min}$) for the modified Wilson MOS Mirror to operate properly. (5%)
 - List the advantages/disadvantages of the modified Wilson MOS Mirror. (5%)




Fig. P4

5. (a) Please explain the miller theorem. (5%)
- (b) Please determine the input and output poles of the circuits shown in Fig. P5. Assume that the parasitic capacitances of a MOS transistor are C_{GS} , C_{GD} , and C_{DB} . (10%)




Fig. P5

6. (a) A CMOS inverter is designed using the following parameters: $V_{DD} = 1.8 \text{ V}$, $V_{tn} = 0.5 \text{ V}$, $|V_{tp}| = 0.5 \text{ V}$, $C_{ox}\mu_n = 300 \mu\text{A/V}^2$, $C_{ox}\mu_p = 75 \mu\text{A/V}^2$, $(W/L)_{PMOS} = 1.08 \mu\text{m}/0.18 \mu\text{m}$, $(W/L)_{NMOS} = 0.27 \mu\text{m}/0.18 \mu\text{m}$, and ignore the channel length modulation. Please calculate the noise margins. (10%)
- (b) Assume that an equivalent capacitance C_L exists between the output node of the CMOS inverter and ground. In case the inverter is switched at a frequency of $f \text{ Hz}$ with a supply voltage of V_{DD} , please derive the dynamic power dissipation of the inverter. (5%)
- (c) If two CMOS inverters are designed with the characteristics shown in Fig. 6P(a), please sketch the overall voltage-transfer characteristic (VTC) for the circuit configurations shown in Fig. 6P(b). (5%)






Fig. P6(b)